

US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library O The Guide

+virtual +cache +synonym



Feedback Report a problem Satisfaction survey

Terms used virtual cache synonym

Found 144 of 145,831

Sort results by Display

results

relevance expanded form Save results to a Binder Search Tips

Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 144

window

Result page: **1** <u>2</u> <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u>

Relevance scale 🔲 📟 🖬

Organization and performance of a two-level virtual-real cache hierarchy W. H. Wang, J.-L. Baer, H. M. Levy

April 1989 ACM SIGARCH Computer Architecture News, Proceedings of the 16th annual international symposium on Computer architecture, Volume 17 Issue 3

Full text available: pdf(1.01 MB)

Additional Information: full citation, abstract, references, citings, index

We propose and analyze a two-level cache organization that provides high memory bandwidth. The first-level cache is accessed directly by virtual addresses. It is small, fast, and, without the burden of address translation, can easily be optimized to match the processor speed. The virtually-addressed cache is backed up by a large physically-addressed cache; this second-level cache provides a high hit ratio and greatly reduces memory traffic. We show how the second-level cache can be easily e ...

² A memory management unit and cache controller for the MARS system Feipei Lai, Chyuan-Yow Wu, Tai-Ming Parng



November 1990 Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture

Full text available: pdf(1.07 MB)

Additional Information: full citation, abstract, references

For large caches, the interaction between cache access and address translation affects the machine cycle time and the access time to memory. The physically addressed caches slow down the cache access due to the virtual address translation. The virtually addressed caches is faster, but the synonym problem is difficult to handle. By some software constraints and hardware support, our virtually addressed physically tagged caches can achieve the same speed as traditional virtually addressed cac ...

Supporting reference and dirty bits in SPUR's virtual address cache D. A. Wood, R. H. Katz



April 1989 ACM SIGARCH Computer Architecture News, Proceedings of the 16th annual international symposium on Computer architecture, Volume 17 Issue 3

Full text available: pdf(1.12 MB)

Additional Information: full citation, abstract, references, citings, index


Virtual address caches can provide faster access times than physical address caches, because translation is only required on cache misses. However, because we don't check the translation information on each cache access, maintaining reference and dirty bits is more difficult. In this paper we examine the trade-offs in supporting reference and dirty bits in a virtual address cache. We use measurements from a uniprocessor SPUR prototype to evaluate different alternatives. The prototype's buil ...



ieee home | Search ieee | Shop | Web account | Contact ieee







	A V V C I Million Users	
Help FAQ Terms IE	EEE Peer Review Quick Links	» Search Res
Welcome to IEEE Xplare		
O- Home O- What Can I Access?	Full-text Search Prototype Results	Feedback He
O- Log-out	Your search matched 57 of 1043407 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Rele Descending order.	evance in
O- Journals & Magazines O- Conference Proceedings	Refine This Search: You may refine your search by editing the current search expression or new one in the text box.	· entering a
O- Standards	virtual <and>cache<and>synonym Search</and></and>	
Searca	☐ Check to search within this result set	
O- By Author O- Basic	Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard	
O- Advanced O- CrossRef	Synonym hit RAM - a 500-MHz CMOS SRAM macro with 576-bi comparison and parity check functions	,
O- Join IEEE O- Establish IEEE Web Account	Suzuki, T.; Higeta, K.; Fujimura, Y.; Ando, K.; Nambu, H.; Yamagata, I. A.; Yamaguchi, K.; Solid-State Circuits, IEEE Journal of , Volume: 35, Issue: 2, Feb. 2000 Pages:163 - 174	
O- Access the IEEE Member Digital Library	[Abstract] [PDF Full-Text (280 KB)] IEEE JNL	
	 2 Information technology - portable operating system interface part 4: rationale 	(POSIX)

 Access the IEEE Enterprise File Cabinet

Print Format

[PDF Full-Text (1869 KB)] **IEEE STD** [Abstract]

ISO/IEC 9945-4. Rationale, IEEE Std 1003.1, 2003 Edition, 2003

3 1003.1 standard for information technology portable operating system interface (posix) rationale (informative)

IEEE Std 1003.1-2001. Rationale (Informative), 2001 Pages:i - 310

[Abstract] [PDF Full-Text (1664 KB)] **IEEE STD**

4 Virtual page tag reduction for low-power TLBs

Petrov, P.; Orailoglu, A.;

Computer Design, 2003. Proceedings. 21st International Conference on , 13-15 Oct. 2003

Pages:371 - 374

Pages:0_1 - 310